


CUSTOMER NO. 23932

PATENT APPLICATION
Docket #64476-4USPX

EXPRESS MAIL Mailing Label No: EV 227 870 315 US	
Date of Deposit	December 9, 2003
Type or Print Name	MARCO BARBARASH
Signature	

**INTEGRATED LOW DROPOUT LINEAR VOLTAGE REGULATOR WITH
IMPROVED CURRENT LIMITING**

PRIORITY CLAIM

The present application claims priority from Indian Application for Patent No. 1237/Del/2002 filed December 10, 2002, the disclosure of which is hereby incorporated by reference.

5 BACKGROUND OF THE INVENTION

Technical Field of the Invention

[1] The present invention relates to integrated low dropout linear voltage regulators and, in particular, to low dropout linear voltage regulators providing improved current limiting.

Description of Related Art

[2] Linear voltage regulators are widely used in the power supply circuits of electronic designs. In many applications these regulators are required to operate with small input-output voltage differentials. Low dropout (LDO) linear voltage regulators are a class of linear voltage regulators that are specifically designed to provide this capability. Linear voltage regulators, including LDOs, also normally incorporate special circuitry for protecting both the load and the regulator under abnormal conditions such as "overload." The most common protection mechanism used is "current limiting." The vast majority of integrated linear voltage regulators (linear voltage regulators implemented in the form of monolithic integrated circuits) incorporate such protection mechanisms.

[3] For implementing current limiting, the regulator circuit includes an arrangement to sense the current conducted by the output transistor and limit that current to a predetermined safe maximum value when overload occurs, such as an output short-circuit.

[4] The most common method to provide current limiting is by providing a resistor in series with the output and sensing the voltage drop. The voltage drop across the resistor, which is proportional to the output current of regulator, is compared with a preset voltage. The drive to the output transistor is then limited or cutoff if the sensed voltage exceeds the predefined voltage.

[5] United States Patent No. 4,851,953 describes a low drop out voltage regulator based on this principle. According to this invention a series resistor is inserted in the output current path to sense the output current as shown in FIGURE 1. The voltage drop across this sense resistance is proportional to the output current of regulator and is fed back to a current limit circuit which controls the drive of the output transistor to limit the current. This

arrangement suffers from the drawback that the sense resistor causes a voltage drop leading to an undesired increase in voltage dropout.

[6] United States Patent No. 4,254,372 describes a current sensing method for Low Dropout regulators. In this method, instead of inserting a resistor in the output path, a sense resistance is inserted in the path of the base current drive of the PNP series pass transistor. The base current is sensed through the sense resistance and is used to control the output current by limiting the base current to a predetermined value corresponding to a maximum allowable load current. However, this arrangement can only be used when the output pass transistor is a Bipolar Junction Transistor (BJT). Modern integrated circuits based on Metal Oxide Semiconductor (MOS) transistors cannot therefore utilize this technique. The technique is also not very convenient for BJT applications owing to the wide variation in current gain between individual series pass transistors.

SUMMARY OF THE INVENTION

[7] A need exists in the art to obviate the above disadvantages and provide an LDO linear voltage regulator with improved current limiting. Preferably, such improved current limiting could be provided with a mechanism that is usable for both MOS and BJT implementations.

[8] An embodiment of an integrated Low Dropout (LDO) linear voltage regulator providing improved current limiting in accordance with the present invention includes a 2-input, 1-output difference voltage amplifier. A reference voltage source is connected to a first input of the difference voltage amplifier. A circuit is provided to sense the output voltage of the voltage

regulator and couple it to the second input of the difference amplifier in a manner that provides negative feedback. A series pass transistor is connected to the output of the difference voltage amplifier, and a current sense transistor is coupled to the series pass transistor using current mirroring to monitor the current passing there through. A reference current source is coupled to
5 the output of the current sense transistor, with the junction of the current sense transistor and the reference current source being connected to the difference voltage amplifier in a manner that increases the apparently sensed regulator output voltage as the current through the current sense transistor exceeds the reference current value.

[9] In one embodiment, the difference voltage amplifier is a long-tailed pair having a
10 constant current source for providing the tail current.

[10] In one embodiment, the circuit for sensing the output voltage of the voltage regulator comprises a direct connection of the output of the voltage regulator to the second input of the difference amplifier.

[11] In one embodiment, the junction of the current sense transistor and the reference
15 current source is connected to the control terminal of a current limiting transistor that is connected in parallel with the transistor of the long-tailed pair that has its control terminal as the second input of the difference amplifier.

[12] An embodiment of the present invention further provides a method for improving current limiting in an integrated low Drop Out (LDO) linear voltage regulator. A reference
20 voltage source is connected to a first input of a difference voltage amplifier. The output voltage of the voltage regulator is sensed and coupled back to a second input of the difference amplifier in a manner that provides negative feedback. Current passing through the output of the

difference voltage amplifier is sensed and compared to a reference current. The result is applied to the difference voltage amplifier in a manner that increases the apparently sensed regulator output voltage as the current through the current sense transistor exceeds the reference current value.

5 BRIEF DESCRIPTION OF THE DRAWINGS

[13] A more complete understanding of the method and apparatus of the present invention may be acquired by reference to the following Detailed Description when taken in conjunction with the accompanying Drawings wherein:

[14] FIGURE 1 shows a schematic block diagram of the prior art circuit for LDO;

10 [15] FIGURE 2 shows a schematic circuit diagram of the LDO linear voltage regulator with improved current limiting in accordance with an embodiment of the present invention; and

[16] FIGURES 3a-3e show waveforms defining the operation of the current limiter in a LDO linear voltage regulator of FIGURE 2.

DETAILED DESCRIPTION OF THE DRAWINGS

15 [17] FIGURE 2 shows a preferred embodiment of the improved LDO linear voltage regulator according to an embodiment of the invention. This embodiment is merely illustrative and is not intended to be limiting in any manner. For instance, the embodiment shows a Complementary Metal Oxide Semiconductor (CMOS) implementation, however a Bipolar (BJT) implementation is equally possible. Similarly, the embodiment shows a unity gain configuration
20 for the regulator, though non-unity gain configurations are equally feasible.

[18] Referring to FIGURE 2, the improved LDO voltage regulator includes a differential amplifier 10 and an output stage incorporating current sensing and current limiting circuitry comprising two branches of pass transistors. Each branch comprises a pair of complementary transistors M6, M7, and M8, M9. The pass transistor M6, which is in one branch, and the corresponding current sense transistor M8, in the other branch, have their control terminals (gates) connected together at v_g , and their source terminals connected together at the common supply terminal v_{in} . Since both transistors are located on the same silicon die, are fabricated with the same process, are sized proportionately and are (preferably) located in close proximity to each other, this arrangement enables current sense transistor M8 to mirror the current flowing through series pass transistor M6. The two transistors are sized in proportion appropriately based on the requirements of the design. For instance, the M6-M8 size ratio could be 27,000um/40um whereby M8 would carry a current 675 times smaller than the current flowing through M6 at any point of time during the operation of the regulator. The drain terminal of the series pass transistor M6 which is the output v_o of the regulator is also connected to the input terminal of the differential amplifier (at transistor M1) to provide unity gain feedback.

[19] Transistors M5, M7 and M9 have their control (gate) terminal connected together at v_b while their source terminals are connected to a common supply terminal (ground). This arrangement enables mirroring of currents in proportion to the relative sizes of these transistors. The common control terminal of these three transistors is connected through v_b to an external fixed bias current source to provide predefined currents in these transistors. Transistor M5 provides the tail current for the differential amplifier. Transistor M7 is a biasing transistor

connected in series with M6 to complete dc current path and ground any leakage currents. Transistor M9 provides a reference current limit.

[20] The output terminal v_o delivers a regulated voltage with respect to the output load current and input voltage v_{in} . The output is fed to the non-inverting terminal of the differential amplifier (at transistor M1) to complete the feedback loop. The inverting input of differential
5 amplifier (at transistor M2) is connected to the reference voltage v_{ref} .

[21] The differential amplifier 10 acts as an error amplifier and amplifies any deviation of the output voltage with respect to the reference voltage to adjust the gate voltage v_g of pass transistor M6. The differential amplifier is a double-input (at the gates of M1 and M2), single-
10 output (at v_g) active current mirror type differential amplifier. A first reference terminal of the differential amplifier (at the sources of M3 and M4) is connected to v_{in} . A second reference terminal of the differential amplifier (at the sources of M1, M10 and M2) is coupled to ground through the tail current providing transistor M5. The pass transistors M3, M1, M10 and M4, M2
15 form two parallel branches B1 and B2 respectively of the differential amplifier. The pass transistors M3 and M4 form an active current mirror with transistors M1 and M2 providing non-inverting and inverting terminal of the differential amplifier respectively. A reference voltage v_{ref} is applied to the control terminal (gate) of the pass transistor M2 and the negative feedback voltage is applied from v_o to the control terminal of the pass transistor M1.

[22] The pass transistors M8, M9 and M10 together form the current sensing and
20 limiting circuit. The transistors M8 and M9 have common drain connected to the gate of M10 as the current limiting feedback.

[23] The circuit operation can be understood from FIGURES 3a-3e. In general, the output v_o sits at the same voltage level as v_{ref} because of negative feedback and voltage follower configuration used. When higher current is drawn from the load at the output, v_o tends to decrease as shown in FIGURE 3a. As v_o is connected to the control terminal of the pass transistor M1, the decrease in v_o causes the gate overdrive voltage of M1 to decrease. This reduced overdrive voltage of M1 results in a decrease of current through pass transistor M1. According to differential amplifier characteristics, a decrease in current of branch B1 results in a corresponding increasing in current in branch B2 and thus a lowering of v_g . The decrease in v_g increases the gate overdrive voltage of pass transistor M6 enabling it to provide higher current without appreciable fall in v_o .

[24] The output voltage v_o and corresponding current through transistor M1 is allowed to decrease on demand of the higher output current until the output current reaches a desired/critical pre-decided current value which is set by the reference current flowing through M9. The reference current value can be set by properly sizing transistors in the current sensing and limiting branch of circuit. The pass transistor M8 whose size is proportional to M6 gives a current proportional to the load current. The current limit is determined by the empirical relation:

$$\frac{I_{out}}{I_s} = \frac{W_{M6}}{W_{M8}}$$

$$\text{i.e. } \frac{600mA}{I_s} = \frac{27000\mu m}{40\mu m}$$

$$\text{i.e. } I_s \sim 900\mu A$$

This would mean that M9 should be set for a reference current of 900uA for a current limit of 600 mA.

[25] If the current in the pass transistor M8 is less than reference current, then vs remains near zero. Thus, during the normal operation of the regulator when the load current being drawn is less than the set current limit, the transistor M10 would not be operational and the differential amplifier acts purely as an error amplifier. When the current in pass transistor M6 becomes comparable to the reference current, the vs node voltage starts increasing as shown in FIGURE 3b.

[26] The rising vs would not cause the bypass transistor M10 to turn on at lower currents because the source of M10 would already be sitting at a higher voltage of

$$V_p = (v_{ref} - v_{tn}) + \sqrt{\frac{I}{\beta}}$$

However, when v_s increases by an amount v_t (i.e., a threshold) above v_p , the gate overdrive voltage for the pass transistor M10 becomes positive, and then transistor M10 will start to turn on.

[27] Now, for any increase in the load current as v_o decreases the normal phenomenon of decrease in transistor M1 current would be compensated by an overriding increase in current through pass transistor M10 maintaining the total current flowing through branch B1 constant. Because of this, the voltage at node v_g does not fall any further and is clamped to this level as shown in FIGURE 3c. Any further decrease in load impedance does not cause the gate voltage for driver transistor to decrease as required and therefore the output voltage would start falling sharply. At the short circuit of the output, the regulator will provide the pre-determined short-circuit current.

[28] Because the transistor M10 becomes a part of a high-gain differential amplifier, as evident from the FIGURE 3d and FIGURE 3e, this current limiting arrangement has the advantage of fast response without requiring the addition of extra stages thus resulting in a very simple and efficient implementation. The current limiting circuit does not interfere with the normal operation of the voltage regulator and comes into operation only when the current approaches and exceeds the set limit. Another advantage of the present invention is the implementation of a soft start mechanism by the same circuit arrangement. When the regulator is switched on the load capacitor offers a virtual short circuit to ground. As large current would tend to flow under this condition, the current limiting circuit operates to limit the charging current at the pre-determined current limit. Thus, the capacitor is charged slowly using the maximum current limit thereby providing a soft start to the regulator.

[29] Although preferred embodiments of the method and apparatus of the present invention have been illustrated in the accompanying Drawings and described in the foregoing Detailed Description, it will be understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications and substitutions without
5 departing from the spirit of the invention as set forth and defined by the following claims.